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1. Introduction
Short-distance optical communications and emerging optical storage (OS) systems
increasingly require fast (i.e with Gigahertz to tens of Gigahertz bandwidth) and integrated Si
photodetectors (Csutak et al., 2002; Hobenbild et al., 2003; Zimmermann, 2000). Thin-film SOI
integrated devices appear as the best candidate to cope with these high-speed requirements,
notably for the 10Gb/s Ethernet standard (Afzalian & Flandre, 2005; 2006.a; Csutak et al.,
2002). For such bandwidths design trades-off between speed and responsivity are very severe
and require a careful optimization (Afzalian & Flandre, 2006.b). In this context, accurate
analytical modeling is very important for insight, rapid technology assessment for the given
application, and/or rapid system design. There is however a lack of these accurate models
in the literature so that time consuming devices simulations are often the only solution.
In (Afzalian & Flandre, 2005), we have proposed such an accurate analytical model for the
responsivity of thin-film SOI photodiodes. In here, thorough analytical modeling of AC
performances of thin-film lateral SOI PIN photodiodeswill be addressed. Speed performances
depend on a trade-off between transit time of carriers and a RC constant related to the
photodiode and readout circuit combined impedances. We will first focus on the transit time
limitation of the thin-film SOI PIN diodes (section 2). Then, we will model the complex diode
impedance using an equivalent lumped circuit (section 3). For a lateral SOI PIN photodiode
indeed, the usual approximation of considering only the depletion capacitance, Cd, reveals
insufficient. Our original model, fully validated by Atlas 2D numerical simulations and
measurements, allows for predicting and optimizing SOI PIN detectors speed performances
for the target applications in function of technological constraints, in particular their intrinsic
length, Li, which is their main design parameter.
2. Transit time limitation of thin-film SOI PIN diodes
To study the transit time limitation of thin-film SOI PIN diodes, we will elaborate an AC
analytical model of a lateral PIN diode under illumination assuming full depletion of the
intrinsic region. Applying the drift-diffusion set of equations to the SOI lateral photodiode
structure and using a few realistic assumptions, we will calculate DC and AC currents using
a perturbation model. From there, we will derive an expression of the transit time -3dB
frequency. In a first stage wewill neglect multiple reflections in computing the incident optical
power. Next, we will generalize the model to take these effects into account. Results given
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by the analytical model will also be compared to results of numerical simulations and we will
derive an expression to calculate the transit time -3dB frequency when the intrinsic length is
only partially depleted. Substrate generated charge effects on the transit time frequency will
further be investigated and discussed for the first time. These effects are totally neglected in
the literature and related to partial AC isolation of the BOX. Specific solutions to this problem
adapted to the SOI structure will be proposed.
2.1 General equations
(a) General structure of the lateral PIN
photodiode
(b) Equivalent scheme of the PIN diode and the
external polarization circuit
Fig. 1
a) We first quickly review the general semiconductors equations applied to the particular
geometry of lateral PIN diodes (Fig. 1.a). The photodiode is composed of a lowly doped
(intrinsic) Si region of length Li, sandwiched between two highly P+ and N+ doped regions.
The Si film of thickness tsi is very thin, (typically a few tens to a few hundred of nm). The
width of the device is supposed very thick and invariant by translation such that a 2D model
is used. The following system is to be solved inside the device (Sze, 1981):
∂Ex(x, y, t)
∂x
+
∂Ey(x, y, t)
∂y
= − q
εs
.(p(x, y, t)− n(x, y, t) + τ(x))
∂n(x, y, t)
∂t
=
1
q
∇.Jn + G − R
∂p(x, y, t)
∂t
= − 1
q
∇.Jp + G− R (1)
In system (1), x is the lateral direction while y is the vertical direction; E is the electric field, q
the electron charge, n and p the concentrations of free carriers (electrons and holes resp.) in
the device, τ is the doping profile obtained as the difference between the positive Nd and the
negative Na fixed charges Nd(x)− Na(x) and has been assumed to be a function of x only. G
and R are the generation and recombination terms, respectively. Since the concentration of
dopant impurities is very low compared to the concentration of Si atoms in the Si crystal, the
probability of indirect recombination or generation is very low. Therefore we only consider
band-to-band mechanisms and G and R are the same for electrons and holes. Jn and Jp
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are the current densities of electrons and holes respectively and are given for a device with
homogenous temperature by the drift-diffusion equation (Sze, 1981):
Jn = qnμnE + qDn∇n
Jp = qpμpE− qDn∇p (2)
In the right part of equations (2), the first terms are the drift current densities due to the electric
field, while the second are related to diffusion. μn and μp are themobilities, and Dn and Dp are
the well-known diffusion coefficients of the electrons and holes respectively. They are related
through the Einstein relationship:
Dn = μn
kT
q
Dp = μp
kT
q
(3)
where k is the Boltzmann constant while T is the absolute temperature of the device. For the
mobility, we can consider the electric field dependent model of (Caughey& Thomas, 1967):
μn(|E|) = μno.
⎡
⎣ 1
1+ (
μno.|E|
vsat
)2
⎤
⎦
2
(4)
μp(|E|) = μpo. 1
1+ (
μpo.|E|
vsat
)
(5)
vsat =
2.4 ∗ 107
1+ 0.8 ∗ e( T600 )
[cm/s] (6)
where |E| is the norm of the lateral electric field and μno and μpo are the low field electron and
holes mobilities respectively. These are strongly influenced by impurity concentration and
temperature (Zimmermann, 2000). vsat is the saturation velocity.
b) The illumination is supposed to be uniform over the I-layer(φo(t)) and zero outside. So the
generation term in this layer is only a function of the depth y and the time t and is given by:
G(y, t) = αφo(t)e
−αy (7)
where φo(t) is the number of efficient photons by cm2 impinging on the device. We can relate
it to the illumination power by unit of Area Wph by:
φo(t) = Wph(t,λ).
λ
hc
.ηi (8)
where λ is the wavelength of the incident light, h is the Planck constant, c is the speed of light
in the vacuum and ηi is the internal quantum efficiency, i.e. the probability that an absorbed
photon gives rise to an electron-hole pair.
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2.2 Simplifying assumptions in lateral fully depleted thin-film diodes
The system to solve is a two-dimensional problem. However, as we shall see, it can be
simplified to a 1D one by using a few realistic assumptions.
1) We will assume the electric field to be constant vs. the x-position inside the depletion
region as τ is very small compared to its value in the P+ and N+ regions and the carrier
concentrations are very low: the intrinsic region is supposed to be depleted and the influence
of photogenerated carriers on the electric field profile in this absorbing layer can be neglected
as they are rapidly swept out by the field.
2) In reverse or low forward bias regime in which the photodiode is biased, diffusion currents
are neglected within the intrinsic layer as they are very small with respect to the drift
photo-generated currents. Equation (2) simplifies to:
Jn = qnμnE Jp = qpμpE (9)
3) Charge trapping is neglected at the interface. It is equivalent to say that surface
recombination velocities at front (y = 0) and back interfaces (y = tsi) are zero.
4) Only light generation is taken into account. Thermal generation indeed determines dark
current, which is very small and of no interest here.
As said earlier, under normal reverse bias condition for the photodiode, the intrinsic region
is completely depleted. Only photogenerated carriers have therefore to be accounted for and
recombination can be neglected. This is valid as long as the illumination is low, i.e. (Torrese,
2002):
φo < min(μp, μn)E.ni (10)
However, if the illumination is too strong, recombination will increase and a saturation effect
will appear.
Because of hypothesis 3), we can assume current densities only following the x-axis. No
current is flowing in the y direction. Because of hypothesis 2), neglecting diffusion currents in
the I-layer, this, in turn, implies the electric field to be aligned to the x-axis, too.
We therefore obtain a decoupled problem in the intrinsic layer where the photogeneration
takes place: electric field and current density follow the x-axis, while, the generation term is
only a function of y. Consequently, the set of equations 1 becomes:
E(t) = Ex(t)aˆx
∂n(x, y, t)
∂t
=
1
q
∂Jn(x, t)
∂x
+ G(y)
∂p(x, y, t)
∂t
= − 1
q
∂Jp(x, t)
∂x
+ G(y) (11)
2.3 Perturbation model
In order to linearize the transport equations and study the small-signal frequency response
of the diode to an optical flux, we will assume that the illumination signal is the sum of a
DC time-averaged part and an AC or time-dependent part, small compared to the DC part
and use perturbation theory. Expanding equations to the first order, we obtain a system of
linear equations. Assuming the AC input signal to be a complex sinusoidal perturbation of
infinitesimal amplitude, at only one frequency ω, we know by linear system theory that all
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other signals will also be complex sinusoidal at frequency ω, i.e. any variables ψ(x, y, t) can
be expanded in the form of a dc and ac part:
ψ(x, y, t) = ψo(x, y) + ψa(x, y)e
jωt (12)
where ω is the angular frequency of the modulation.
Note that for the mobilities, we have considered a field dependent model. Since the field is
function of time, mobilities will also be function of time. Using a quasi-static model for the
mobilities, we find:
μp,n(t) = μpo,no + μpa,nae
jωt
μpo,no = μp,n(Eo) μpa,na =
dμp,n
dE
|E=(Eo).Ea (13)
Combining all together back in equations 11, we can separate these into two distinct sets. One
is time-independent, yielding the DC work point, while the other is time-dependent.
The DC set of equations within the depletion region is:
−→
Eo = Eo aˆx
(
∂no(x, y)
∂x
).μnoEo + Go(y) = 0
(
∂po(x, y)
∂x
).μpoEo − Go(y) = 0 (14)
while when keeping only the linear terms (small-signal approximation), the AC-system
becomes:
−→
Ea = Ea aˆx
−( ∂na(x, y)
∂x
).μnoEo + jωna(x, y) = Ga(y)− Go(y)(μna
μno
+
Ea
Eo
)
(
∂pa(x, y)
∂x
).μpoEo + jωpa(x, y) = Ga(y)− Go(y)(
μpa
μpo
+
Ea
Eo
) (15)
where generation terms are given by:
Go(y) = αφoe
−αy Ga(y) = αφae−αy (16)
2.4 Calculation of the free carriers concentrations
In order to solve this double system of equations we need 2 boundary conditions for each
system for the free carriers concentrations. The simplest and quite well accepted conditions
in the literature (Torrese, 2002) are to neglect the minority carriers at the edges of the P and
N regions (i.e. neglecting diffusion (dark) current. In order to analytically predict the dark
current, a third set of equation without generation, but with diffusion and recombination in
the intrinsic layer and with the Maxwell-Boltzman boundary conditions can be used (Afzalian
& Flandre, 2005)):
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po(Li) = no(0) = 0 pa(Li) = na(0) = 0 (17)
Solving the DC system, we find the following solutions for the free carriers concentrations:
no = − αφoe
−αy
μnoEo
x po = − αφoe
−αy
μpoEo
(Li − x) (18)
The negative sign can surprise at first glance but in fact, the diode being reverse biased, the
Electric field is negative (see below). Thus carrier concentrations remain positive everywhere.
The negative sign will however imply a negative current, i.e. flowing opposite to the x-axis,
as can be expected.
Solving the AC system, we derive:
na(x, y,ω) =
Ga(y)− Go(y)( μnaμno +
Ea
Eo
)
jω
.(1− e
jω
μnoEo
x
)
pa(x, y,ω) =
Ga(y)− Go(y)( μpaμpo +
Ea
Eo
)
jω
.(1− e
(Li−x)
μpoEo ) (19)
2.5 Current
From DC and first order AC carriers concentration analytical expressions, expressions for
current densities can be derived. From there, currents themselves can be obtained.
The total density of conduction current across the device is the sum of electron density current
Jn , hole density current Jp and displacement current density Jd:
J = Jn + Jp + Jd (20)
The displacement component is proportional to the time variation of the electric field:
Jd = εs
∂
∂t
E(x, t) = − 1
S
Cj
∂
∂t
Vj(x, t) (21)
where Cj is the junction capacitance, S its area, and Vj the potential across the junction.
The displacement density current is time-dependent and is only significant during transients
and at high frequencies (Torrese, 2002). By introducing the perturbation in the continuity
equations (9) and then using expressions (18), we get the Oth-order (DC) current. As can be
expected, the current density is independent of x:
Jo(x, y) = qEo(no(x, y)μno + po(x, y)μpo) = −q.Liαφoe−αy (22)
Similarly, but using (19) instead of (18), we get the total 1st-order current density expression:
Ja(x, y,ω) = q[
Jo(x, y).Ea
qEo
+ Eo(na(x, y)μno + no(x, y)μna + pa(x, y)μpo + po(x, y)μpa)] + jωεsEa
= jωεsEa + qαe
−αy[− LiφoEa
Eo
+
Eo
jω
.〈μno.{φa − φo(μna
μno
+
Ea
Eo
)}.(1− e
jω
μno Eo
x
)
+ μpo.{φa − φo(
μpa
μpo
+
Ea
Eo
)}.(1− e
jω
μpoEo
(Li−x))〉+ φo{μna
μno
x +
μpa
μpo
(Li − x)}] (23)
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The DC electric field in the I-part of the diode is due to the external applied voltage, Vext and to
the internal P+N+ contact potential, φPN . The AC electric field is simply due to the variation
of the potential related to the AC photocurrent through the resistor R. According to figure 6.b,
we have:
Vext = Vo + Rio φPN = Ut.ln(
Na.Nd
n2i
)
−
∫ Li
O
Eo(x)dx = Vext + φPN −
∫ Li
O
Ea(x)dx = Ria (24)
R is the total equivalent series resistance seen by the diode and can include contributions
from diffusion zones, contacts, bias circuit source and the input resistance of the optical circuit
front-end stage.
The direction of the positive current has been drawn in order to be related to the sign used in
the equations.
Eo is in fact constant in the depleted I region only if τ = 0. In practice this is never the case
(τ = −Na I ≈ 1015cm−3, the residual I-doping) and the electric field has a linear profile. In this
case, we can use a mean value for Eo given by:
Eocat = −
Vext + φPN
Li
Eo = Eocat +
q.Na I
ǫsi
.
Li
2
(25)
The DC and AC photo-currents of the device by unit of width (along the Z axis) are obtained
by integrating the densities of current along the y-axis and taking them at the limit of the
depletion area (x = 0 or x = Li):
Io(x) =
∫ tsi
0
Jo(x, y)dy ia(x,ω) =
∫ tsi
0
Ja(x, y)dy (26)
Performing the integration we find:
Io(x) = Io = −q.Liφo(1− e−αtsi) (27)
ia(x,ω) = jωεsEa.tsi + q(1− e−αtsi)[− Liφo EaEo +
Eo
jω .〈μno.{φa − φo( μnaμno +
Ea
Eo
)}.(1− e
jω
μno Eo
x
)
+μpo.{φa − φo( μpaμpo +
Ea
Eo
)}.(1− e
jω
μpo Eo
(Li−x))〉+ φo{ μnaμno x +
μpa
μpo
(Li − x)}] (28)
DC photocurrent, Io, and static electric field Eo are not related and can be calculated directly
using Eq. (27), and Eq. (24). To calculate ia an iterative method seems best suited, as it depends
on Ea, which itself depends on ia Eq. (24). Starting from Ea equal zero, which also implies
the terms describing small-signal mobility equal to zero, we get the small signal photocurrent
term directly generated by the variation of flux:
iao(x,ω) = qEo
φa
jω
(1− e−αtsi)[μno(1− e
jω
μno Eo
x
) + μpo(1− e
jω
μpo Eo
(Li−x))] (29)
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Note that for low frequencies, i.e. frequencies such that the first order expansion of the
exponential function is valid, we have a similar expression that for the dc photocurrent:
iaol f (jω) = −qφa(1− e−αtsi)Li ω <
μpo|Eo|
Li
(30)
We then calculate the related variation of electric field:
Eao = −R.iao
Li
(31)
and iterate this process in Eq. (28) until the required precision is reached. Note that if the
equivalent series resistor, R, is very low (ideally zero) equation (29) yields the solution directly
without the need for iterative calculations.
Expression (30) also allows us to generalize our model to take into account the multiple
reflections in the film by relating AC to DC photocurrent (for wich we have already
developped such a model (Afzalian & Flandre, 2005)). Knowing dc photocurrent and
modulation ratio km between φ0 and φa, we write:
iaol f (jω) =
phia
phio
.Io = km.Io
iao(x,ω) = −
iaol f
jω
.
Eo
Li
[μno(1− e
jω
μnoEo
x
) + μpo(1− e
jω
μpoEo
(Li−x))] (32)
We can then rewrite (28) using equation (29) and equation (27):
ia(x,ω) = jωεsEa.Li.tsi + iao(x,ω) + io.{ EaEo + (
μna
μno
+ EaEo ).
1−e
jω
μno Eo
x
jω
μnoEo
Li
+(
μpa
μpo
+ EaEo ).
(1−e
jω
μpoEo
(Li−x))
jω
μpoEo
Li
− 1Li [
μpa
μpo
(Li − x) + μnaμno x]} (33)
We have implemented the model on Matlab. We first observed that in Si, with typical value
of Li on the order of μm and illumination power densities of a few mW/cm
2, electric field and
mobilities variations only make ia starting to differ from iao with huge load resistor values,
typically larger than about 1MΩ. In this case, however, the frequency response of the detector
will be limited by its RC constant, such that in most practical case in Si the calculation of iao is
sufficient to model the transit time behaviour of the lateral PIN diodes.
2.6 Transition frequency
We will now extract a simple analytical expression of the -3dB transition frequency, ftr, from
the expression of iao for x = Li (cathode electron current). By definition of ftr, we have:
‖iao(jωo)‖ = 1√
2
‖iaol f ‖ ωo = 2.π. ftr (34)
For x = Li, expression (32) simplifies to an electron current only:
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iao(Li,ω) = −
iaol f
jω
.
μnoEo
Li
.(1− e
jω
μno Eo
Li) (35)
Injecting equation (35) into eq. (34), we have:
‖ − μnoEo
Li
1− cos( LiμnoEo .ωo)− j.sin(
Li
μnoEo
.ωo)
jωo
‖ = 1√
2
(36)
which yields:
ωo =
μnoEo
Li
.
√
4.[1− cos( Li
μnoEo
.ωo)] (37)
Because the cosine function has a value which range between -1 and 1, we can note:
ωo = k.
μnoEo
Li
0 ≤ k ≤ 2.
√
2 (38)
and solve (38) for:
k =
√
4.[1− cos(k)] = 2.78 (39)
ftrn = ftr(x = Li) =
k
2.π
.
μnoEo
Li
(40)
We get good agreementwhen comparing cathodemodel (eq. (39)) to simulations of both anode
and cathode currents as long as the intrinsic length is laterally depleted (i.e. for intrinsic length
shorter than about 2μm). Otherwise, carrier diffusion has to be taken into account.
2.7 Carrier diffusion
In our model, we have assumed that the photodiode was laterally depleted, i.e. Li < Lzd
and the transit time limit was due to fast drift. Lzd is the depletion length and is related to
doping and bias voltage (Sze, 1981) The related -3dB frequency, ftr, decreases as L
2
i . However,
if Li becomes greater than Lzd, around 2μm for P− doping and low voltage operation of actual
processes, carriers transit is dominated by a slower diffusion mechanism and the related -3dB
frequency, ftr, decreases faster with Li. On fig. 2, this ftr reduction is observed on the Atlas
simulation curve for Li greater than 2μm, when compared to the fast drift modeled curve that
assumes full depletion of the I-region.
In order to estimate the time tdi f f for the diffusion of electrons through a P region of thickness
L = Li − Lzd, we can use the equation derived for a time-dependent sinusoidal electron
density due to photogeneration in the P layer from the electron diffusion equation (Sarto&
Zeghbroeck, 1997; Zimmermann, 2000) and, from there, derive the related -3dB frequency,
fdi f f :
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ftr Atlas simulations
fdrift full depletion model 
ftr diffusion−depletion model
Fig. 2. Comparison of the PIN diode transition frequency given by Atlas simulations, by our
model assuming drift only (full depletion hypothesis)(eq. 39), and by our model assuming
both drift and diffusion mechanism (eq. 42).
tdi f f =
q.L2
2μn.kB.T
fdi f f =
kdi f f
2π.tdi f f
(41)
where kdi f f is a fitting coefficient.
The -3dB frequency related to the total transit time (drift+diffusion) is then obtained as:
ftrdd = (
1
ftr
+
1
fdi f f
)−1 (42)
A value of 2 was obtained for the coefficient kdi f f by fitting model to numerical simulations
(fig. 2).
2.8 Influence of the substrate
Until now in our modeling and numerical simulations we have ignored the effect of the
substrate, assuming a perfect or ideal isolation through the buried oxide between the thin-Si
film and the Si substrate. This assumption is used in the literature, where it is said that in
SOI, unlike in Bulk Si, owing to the BOX, we can avoid the slow vertical diffusion of carriers
generated under the depletion region in the substrate.
From an AC point of view, however, the BOX is a capacitor so that at high frequency,
carriers photogenerated in the substrate could be mirrored at the front electrodes. In order
to investigate this effect we have performed 2D-numerical Atlas simulations of the whole
PIN structure, including a 500μm-thick substrate. In current SOI submicron processes, two
substrate doping concentrations are most often used. One of them is highly resistive (hr) and
has a low substrate P-doping of around 2.1012/cm3. The other, the standard resistivity (sr), is
P-doped at around 1.1015/cm3.
To get an idea of the insulation the BOX can provide we first compare AC photocurrents of
a thin-film lateral PIN diode without substrate (SOI ideal case), with a 400nm buried oxide
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Fig. 3. Comparison of the currents vs. frequency of the PIN diode without substrate (ideal
SOI case), with 500μm thick high resistivity substrate (SOI case) and with with 500μm thick
high resistivity substrate but without a BOX ("Bulk" case) given by Atlas simulations.
Li = 2μm, λ = 800nm, Pin dc=1mW/cm
2 ac=0.1mW/cm2, tsi=80nm.
and a 500μm hr Si-substrate (SOI case), and with a 500μm hr Si-substrate but without a buried
oxide ("Bulk" case) obtained by numerical simulations (fig. 3). For frequency above a few kHz
the BOX does not provide perfect insulation. The worst attenuation factor compared to the
bulk case is about a factor 10 in the MHz range. This factor of attenuation, which may be
sufficient for practical isolation of thicker SOI materials (tsi of few μms) with higher quantum
efficiency, seems insufficient for insulating thin film SOI diodes in near IR wavelengths, where
their quantum efficiency is only of a few percents.
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Fig. 4. Comparison of the currents vs. frequency of the PIN diode with hr substrate and
without substrate (ideal case) given by Atlas simulations. Li = 1μm, Pin dc=1mW/cm
2
ac=0.1mW/cm2
When comparing now AC simulations of PIN diodes with and without substrate, we see that
at low frequencies, there is no difference (see fig. 4). The BOX isolates the active thin-film
part of the diodes from the charges photogenerated in the substrate by the modulated light
source. At higher frequency however, the BOX appears more and more like a short and
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a capacitive photocurrent originating from the substrate (Ibkg) can reach the thin-film. The
anode (Ia) and cathode (Ic) currents are influenced by the substrate photogenerated charges.
Although this can increase the amplitude of the output photocurrent, this extra photocurrent
is a slow diffusive current which will degrade the speed performances of the diodes. At still
higher frequency, the number of substrate photogenerated charges that can follow the ac light
source signal and diffuse to the thin film on time decreases. This is the cut-off frequency of
the substrate generated charges and anode and cathode currents decrease toward the values
of the ideal diode case.
The importance of the substrate photogenerated charges depends of course of the wavelength.
For wavelength shorter than around 400 nm (see fig. 4.a), this influence can be neglected as
most of the light is absorbed in the thin-film region. For higher wavelength (see fig. 4.b),
importance of substrate generated charges compared to thin-film generated carriers increases.
Simulations show that at a wavelength of 800 nm, the frequency response is strongly
influenced.
The peak value and frequency location of the backgate current are influenced by the substrate
resistivity. For hr substrate the peak is higher and at a lower frequency which seems worse
for high speed application. We explain this as if charges generated in the substrate see two
paths to the ground: one impedance through the substrate to the backgate and one impedance
through the BOX to the front electrodes. If the resistive impedance through the substrate is
lower (sr substrate), the frequency at which the charges can cross the BOX will be higher. The
appearance of the backgate current at mid frequency can then be explained by assuming that
holes generated in the substrate see a higher impedance through the anode than that electrons
undergoes through the cathode, so that the frequency at which holes will flow through the
thin-film is higher.
In order to quantify the influence of the substrate photogenerated charges on the temporal
response of the SOI photodiodes, we have simulated transient response of PIN diodes with
and without substrate for an intrinsic length of 2μm. From our model, these diodes should
exibit a transit time frequency of a little less than 10 GHz and then to be available for
10 GBps optical data communication (which is the actual challenge for Si based optical
communication).
If the ideal diode shows sufficiently fast temporal behaviour both at 400 and 800nm
wavelengths for data train of 0.1 ns (fig. 5.a and 5.b), we can see that the diode with substrate
can only be used at short wavelengths, for example 400nm. At this wavelength, as can
be expected from the AC simulations, the effect of the substrate is very weak and do not
degrade much the speed performance of the diode (fig. 5.a). At 800nm, on the contrary, the
slow substrate diffusion current overlap between the adjacent bits and dominates over the
photocurrent generated in the thin-film (fig. 5.b) which can make the distinction between zero
and one impossible. The so-called long tail response effect is observed.
SOI, owing to its unique structure, can provide specific solutions on top of that available in
Bulk to get rid of the slow substrate photogenerated diffusion current at high wavelength.
- The use of PIN SOI diodes on a membrane. This consists in removing the substrate under
the PIN diodes by a etching post process which is stopped on the BOX (Laconte et al., 2004).
After this removal, as the thin silicon film is now sandwiched between two oxides (front and
buried oxide) which both induce compressive stress to the Si film, the Si film can start to
buckle. This has been observed on a 500x500μm2 lateral PIN diode fabricated in the UCL
technology. In (Laconte et al., 2004), to avoid this effect they proposed to use a nitride layer
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Fig. 5. Comparison between Atlas simulated transient response of the PIN diode with and
without substrate to a ’0101001100’ optical data bit train of 10GBps. Li = 2μm,
Pin’1’=10mW/cm
2, Pin’0’=0mW/cm
2
which add a tensile stress to compensate. We note that this nitride layer can also be used as
an anti-reflexion coating.
- Similarly a variant of the SOI technology, the SOS (Silicon on Sapphire) technology in which
the Si substrate is replaced by a transparent Sapphire substrate (Apsel& Andreou, 2005) can
be used.
- Finally a very promosing solution at high wavelength is to use Germanium on SOI Lateral
PIN photodiodes (Koester et al., 2007). Ge is quite compatible with Si integration and is more
and more present in MOSFET process for strain silicon devices. The use of ultrathin SOI
as substrate for the growing of the Ge layer minimizes the problem of Si diffusion into Ge
during thermal annealing steps and allows for an easy co-integration of Ge photodetector
with Si circuits. As the absorption length of Ge is only a few hundred of nanometers at 850nm
(roughly 50 times less than in Si) owing to its direct bandgap, thin-film (400 nm Ge layer)
lateral PIN photodiodes can be fabricated which features similar bandwidth than thin-film
SOI photodiodes but with high quantum efficiency. A 10x10 μm with a finger spacing of
0.4μm had a bandwidth of 27GHz at a bias voltage of -0.5V and a quantum efficiency of 30%.
The dark current however higher than in a comparable SOI photodetector was still less than
10nA.
3. RC frequency
The diode also exhibits an impedance which combined with the input impedance of the
readout circuit leads to a RC -3dB frequency, fRC. In this section we will model the thin-film
lateral SOI PIN diode impedance which is mainly capacitive. In what follows, we will
first give the complete equivalent lumped circuit we derived in order to model the diode
impedance. Then, we will explain the different elements of the circuit and focus on the
elements which represent the anode to cathode impedance via the thin film impedance or the
ideal diode case, the anode or cathode-to-substrate impedance and the MOS capacitor related
to, and finally the coupling impedance between the anode and cathode via the substrate and
via the air.
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(a) Schematic view of our PIN diode structure
and simplified equivalent impedance model
(b) Equivalent model for the calculation of the
PIN diode capacitances
Fig. 6
In the general case, when there is a BOX and substrate underneath the thin active Si film,
the total cathode or anode impedance Zcc or Zaa of the diode involved in fRC is due to the
cathode to anode impedance, Zca, from which the thin film impedance is just a part, and to
the impedance of the N+ (cathode) or P+ (anode) region to the substrate, Zcb or Zab resp.
(fig. 6.a). The full impedance behaviour of the diode has to be modeled by the equivalent
circuit of fig. 6.b. The different components will be explained in the forthcoming sections.
Coefficients Ki are used to take into account the fringing effects which become more and
more dominant with down scaling, whereas the admittance cross-sections become smaller
and smaller compared to their length.
The value of these fringing factors Ki depends on geometrical dimensions as the
length of the diffusion areas, the distance between them, the substrate thickness...
Semi-empirical formulation can be derived from microstrip line theory (Garg& Bahl,
1979), (Kirschning&Jansen, 1984).
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Fig. 7. Comparison of modeled and simulated capacitance by μm width vs. frequency of a)
high resistivity (hr) and b) standard resistivity substrates. ST 0.13 μm thin-film SOI diodes.
Li = 5μm, m=2.
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In our case we obtained the Ki factors by fitting model and numerical simulations (see table 1).
The 2D numerical simulations were made with the ISE software. We simulated a 2 finger
diode (PINIP structure) with full substrate thickness (dsi=500μm) and 500μm air layer on top
of it to obtain a realistic fringing effect. As can be seen in figure 7.a for highly resistive (hr)
substrate (P-doping of 2.1012/cm3), the modeled value of the total cathode capacitance Ccc
between Cca and Ccb fairly matches the related simulated curves for frequencies as low as
100Hz. In the case of the standard resistivity (hr) substrate (P-doping of 6.1014/cm3) (see
figure 7.b) the agreement between modeled and simulated Cca or Ccb curves is good only
above 100MHz. This can be explained as the low frequency value of Cca tends towards the
thin-film capacitance Ccai (see fig. 7), which depends on the backgate voltage, Vb, and the film
conditions. In our model, we have assumed the film as neutral and didn’t take into account
the influence of Vb. The simulations were performed with a value of Vb of 0V for which the
film is in vertical depletion and where Ccai is reduced. However, the modeling satisfies our
high speed purpose and, more over, modeled and simulated total capacitances, Ccc, fit very
well for all frequencies, for both high and standard resistivity substrate cases.
3.1 The ideal diode impedance
In the ideal case, the diode impedance is only due to the impedance of the thin film region
and is dominated upto high frequency by the capacitance of the depletion region Cd. In fact 3
components only are required to model this impedance behaviour versus frequency: Cd and
the capacitance, Cqni, and resistance, Rqni of the quasi neutral part of the I-region if they exists
(Li > Lzd).
Cd decreases with Li as long as the I-region is fully depleted, i.e. Li < Lzd and is also
proportional to the junction area and to tsi, which results in much lower value for thin film
SOI than in Bulk. Noting W the width and m the number of fingers of the PIN diode, we have:
Cd = m.
ǫsi.W.tsi
min(Li, Lzd)
(43)
Cqni and Rqni determine the cut off frequency, f1 =
1
2πRqniCqni
where the diode capacitance falls
from Cd to
Cqni.Cd
Cqni+Cd
= m. ǫsi.W.tsiLi . From classical semiconductor and circuits theories, noting σqni
the conductivity of the quasi neutral I region, we have:
Rqni =
L
m.σqniW.tsi
Cqni = m.
ǫsiW.tsi
L f 1 =
σqni
2π.ǫsi
≃ 10GHz (44)
Fig. 8 shows good agreement between thismodel and numerical 2D simulations of the cathode
to anode capacitive part Ccai of the impedance Zcai of a diode without substrate, defined as:
(
j.ωCcai +
1
Rcai
)−1
(45)
Rcai is the resistive part of the ideal diode impedance in parallel with Ccai and is totally
negligible up to f1. However this simple model is not sufficient to predict or to simulate
the capacitance behaviour of the real PIN diode with a BOX and a substrate underneath.
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3.2 Modeling of the anode or cathode to substrate impedance
We will now focus on the modeling of the terms Y1 and Y2 of fig. 6.b related to the impedance
of anode or cathode to the substrate. For this purpose we will first study the simpler structure
of the N+ or P+ region in the Si film and its coupling to the substrate. Model and simulations
show that the conclusions we can draw from this simpler structure on the cathode or anode
to substrate impedance will stay valid in the general case (i.e. Zcb or Zab) because the
modification of this impedance through the substrate coupling stay negligible when affecting
the global anode or cathode impedance (Zaa or Zcc resp.).
(a) C′sub models
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Fig. 9. a) Equivalent model for the calculation of an N+ or P+ diffusion to substrate
capacitance (C′sub) in accumulation, depletion and inversion regime and the equivalent Y’1 or
Y’2 admittance. b) Modeled C′sub vs. frequency behavior of hr substrates thin-film SOI diodes
for strong inversion and accumulation regime.
The anode or cathode to substrate impedance of our simpler case Zsub is in SOI mainly due
to a MOS capacitor Csub. Therefore, depending on the electrode (we will call it the gate
in the following) to substrate equivalent voltage, Vgbeq , C
′
sub can cross three main different
regimes: accumulation (Vgbeq < 0 if p-type substrate), depletion and inversion(Vgbeq > 0).
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In fig. 9.a and b, we can see the equivalent circuits for each regime and the evolution of
the associated capacitance per unit area C′sub with frequency in inversion and accumulation
regimes respectively. Vgbeq is related to the actual gate to substrate voltage on contacts, Vgb,
by (Tsividis, 1999):
Vgbeq = Vgb − φms +
Q′BOX
C′BOX
(46)
Q′BOX and C
′
BOX are the BOX fixed charge density and capacitance per unit area respectively.
φms is the contact potential or work function difference between gate and substrate and is
given for the cathode and anode cases respectively by:
φmsc = −Ut.log(
Ns.Nd
ni2
) φmsa = Ut.log(
Ns
Na
) (47)
where Ns is the p-type substrate doping, and Nd and Na are the cathode and anode doping
levels respectively.
In actual processes, under normal (low) voltage operation, the trapped charge density (typ.
value of 2 × 1010.q [C/cm2]) is usually the dominant term in Vgbeq and leads C′sub into the
strong inversion regime even for the anode.
In inversion, at very low frequency, any change in the gate-substate voltage Vgb (i.e. the
cathode- or anode-substrate voltage of the diode) and then in the gate charge, is balanced
by a change in the thin inversion charge just underneath the BOX and the capacitance is
dominated by the BOX capacitance. Physically, an abundance of electrons exists immediately
below the oxide and forms the bottom "plate" of the oxide capacitor, just as an abundance of
holes provides that plate in the case of accumulation regime. On the contrary, in the depletion
regime, there is no highly conductive inversion or accumulation layer under the BOX, and
any change in Vgb must be compensated by a change in the depth of the depletion region (Xd)
with the surface potential Φs and thus Vgb. The equivalent capacitance C
′
sub is then a series
combination of the BOX capacitance and the depletion capacitance C′b and is then lower than
C′BOX (Raskin, 1997):
Xd =
√
2ǫsi.Φs
q.Ns
C′b =
ǫsi
Xd
C′sub =
C′BOX.C
′
b
C′BOX + C
′
b
(48)
For higher frequencies however, the inversion layer charge cannot keep up with the fast
changing δVgb and the required charge changes must be provided by covering or uncovering
acceptor atoms at the bottom of the depletion region, just as in the case of depletion operation.
Again the equivalent capacitance C′sub becomes a series combination of the BOX capacitance
and the depletion capacitance C′b and is then lower than C
′
BOX.
The relaxation time of minority carriers expresses the inertia of the inversion layer under
the oxide layer. Sah and al (Sah et al., 1957) have demonstrated that the finite generation
and recombination within the space charge region is the dominant factor in controlling
the frequency response of the inversion layer. Hofstein and Warfield (Hofstein& Warfield,
1965) define for the strong inversion regime layer a resistance (R′gr) associated with this
generation-recombination U (see fig. 9.a), as follows:
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R′gr =
Φs
q.Xd.U
U =
ni
τo
(49)
where τo is the time carrier density fluctuation to decay to its equilibrium concentration
by recombination through traps and is typically the order of 10−6 sec (Nicollian& Brews,
1982). This equivalent resistance allows one for taking into account the frequency response
of the inversion layer in the dark. The relaxation time of the minority carriers is given by
τrg = R′rg.C′b. For the calculation of Xd in strong inversion, we can consider the classical
approximation of Φs, the surface potential, pinned to two times the Fermi level (Tsividis,
1999).
For still higher frequencies in the GHz range, the relaxation time of the majority carriers
cannot be neglected anymore and can be modeled by a resistance, R′si and a capacitance, C
′
si
which are the substrate silicon resistance and capacitance respectively (Raskin, 1997). Noting
dsi the Si substrate thickness, we have:
R′si =
dsi
σsi
C′si =
ǫsi
dsi
(50)
In this range of frequencies, C′sub is then dominated by C
′
si and is therefore very small which
is advantageous for high speed design. The capacitance behaviour of a typical thin film SOI
diode in a 0.13μm PDSOI technology is plotted with standard and high resistive substrate (hr)
on fig. 10.a. The diode exhibits total length and width of 50μm and an intrinsic length of 2μm.
The higher the substrate resistivity, the lower the frequency at which this transition happens.
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Fig. 10. a) Capacitance vs. frequency behavior of thin-film ST 013 SOI diodes. a) Cathode to
substrate capacitance Csub, assumed in the strong inversion regime, for standard and high
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If the general behaviour of Csub versus frequency can be now well understood by the model,
the plateau values of the model are too low when compared to numerical simulations. This is
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also pointed out and explained by (Raskin, 1997) when comparing model to measurements.
The higher value of the capacitance is due to a fringing field effect. Indeed the length of the
diffusions LPN is very small compared to the thickness of the substrate and then the effective
area of the capacitor is higher than just LPN .W. We then have to use a correction factor, K1 or
K2 for Y1 or Y2. With deep submicron processes, we even have important fringing field effect
for CBOX. A coefficient KBOX has then to be introduced. These three coefficients increase with
the intrinsic length showing a field confinement effect of the adjacent electrodes. Values for
ST 0.13μm process are shown in table 1.
3.3 Coupling effect
Numerical simulations with Atlas or ISE show that the model of the anode to cathode
impedance which only take into account the depletion capacitance Cd is too simple.
Simulations, indeed, show that the coupling effect through the substrate is dominant at high
frequency and therefore cannot be neglected. It shows the same transition frequencies as
the capacitances to substrate (fig. 7) and hence is based on similar phenomena than those
discussed above. We have to use a new admittance Y3 as shown in the equivalent model of
fig 6.b and from there we can compute Ycasub, the coupling admittance through the substrate.
A model was firstly introduced in (Raskin, 1997) to calculate the coupling between coplanar
line on SOI substrate only using R3 and C3. The expressions of R3 and C3 are given using
the approximation of two infinite lines on a very thick silicon substrate (tsi <<< dsi) (Raskin,
1997), (Walker, 1990) and K3 is a fringing factor.
However, when the diode is not fully depleted (Li > Ld), simulations show a decrease of Ccasub
above 10GHz, while this model only shows a constant value (see fig. 10.b). Our explanation
is that part of the electric field induced in the substrate is curved upwards and cross again
the buried oxide as well as the quasi neutral region. An exact model is quite complex but as
the field always see the BOX and a silicon region by adding Rqni/Kqni and Kqni.Cqni we can
model the transition with a very good accuracy (see fig. 7). For the expressions of R3 and C3
we derived:
R3 = [m.K3.
πǫ0σsi
4ln[
π.min(Li,Lzd)
KBOX.LPN+tsi
+ 1]
W]−1[Ω] C3 = m.K3. πǫ0(ǫrsi)
4ln[
π.min(Li,Lzd)
KBOX.LPN+tsi
+ 1]
W[F] (51)
In this formulation, the value of K3 was constant vs. Li and equal to 5 for LPN of 0.34μm.
For the front coupling through the air, numerical simulations show that the fringing field
capacitance through the air, Cair, cannot be neglected because the thicknesses of the silicon
film and of the electrode, tal, were small compared to Li. We can assume a formulation to
compute this capacitance coupling similar to that used for C3 but with air instead of silicon:
Cair = m.0.5.
πǫ0
4ln[ π.LiLPN+tal + 1]
W[F] (52)
We also add the capacitance through the thin film with a fitting coefficient Kd close to unity
for Li small and reducing for increasing values of Li, for a larger portion of the electric field
propagates through the air.
In figure 11.a we see a comparison of the cathode capacitance for standard and high resistive
substrates. In the bandwidth of interest for high speed circuits starting from a few hundred of
MHz, we see that there is no clear advantages of using a high-resistive substrate.
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Li KBOX K1=K2 K3 Ksi Kd
1 1.2 3.2 5 0.25 0.9
2 1.8 3.7 5 0.25 0.8
3 1.9 5 5 0.05 0.62
4 1.95 6.5 5 0.05 0.61
5 2 8 5 0.03 0.6
10 2.5 12 5 0.03 0.2
Table 1. Fringing effect coefficients value vs. Li for ST013 (LPN = 0.34μm).
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thin-film SOI diodes @100kHz and 10GHz. The ideal case, Cd is also plotted.
In figure 11.b, we show modeled and simulated capacitances of a PIN diode of 50x50 μm2
vs. Li at 100kHz and 10 GHz for sr and hr substrates. In all cases, this capacitance mainly
decreases with Li because the number of fingers decreases as well. Ccc is also bigger than Cd,
the ideal diode case, but keeps same order of magnitude. Again, we observe that, if the value
of Ccc is lower for hr substrates than for sr ones at 100kHz, there are sensibly equal at 10GHz.
3.4 2nd order effects: reduction of the depletion plateau of Csub with light
For a high resistivity substrate in the usual case of strong inversion, the effect of depletion
is more pronounced and makes Csub already low compared to Cd at a still lower frequency
of 10kHz (the beginning of the depletion plateau). However this is only true if no light
illuminates the depletion region in the substrate. This is the case in the dark (part of N+
and P+ regions covered by metal electrodes) or everywhere at low wavelength (typ. < than
400 nm) where all the light is absorbed in the thin Si-film.
If light is absorbed in the depletion region in the substrate, the positive effect of depletion is
firstly reduced because it reduces the surface potential Φs and therefore Xd (Grosvalet& Jund,
1967). The plateau value of Csub increases with the power absorbed in this area and then with
Pin.
Secondly if light is absorbed in depletion region in the substrate, the beginning of the
depletion plateau happens at higher frequencies because an extra photogeneration process
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speeds up the thermal minority carriers process in the depletion region (Grosvalet& Jund,
1967). Equation 49 has then to be modified in the following way:
R′gr =
Φs
q.Xd.U
U =
ni
τo
+ g (53)
where g is the equivalent or mean generation term in the depletion region.
3.5 Substrate losses
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Fig. 12. Comparison of conductance vs. frequency behavior of standard and high resistivity
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The cathode (or anode) impedance has a complex value. If the imaginary part is related to Ccc,
the real part can be modeled by an equivalent conductance Gcc in parallel with Ccc. Gcc takes
into account the signal losses through the substrate. To be negligible, G−1cc has to remain high
compared to the next stage equivalent resistor, R, which conditions the current to voltage gain
in the bandwidth of interest. For actual SOI processes the bandwidth of interest is in the tens
of GHz and R is lower than 1kΩ. Fig 12 shows the modeled evolution of Gcc for hr and sr SOI
substrates. The same transitions than for Ccc are appearing. At high frequencies CBOX looks
more and more like a short and the losses are increasing. In both cases (hr and sr), however,
G−1cc remains at least 10 times larger than R in the 10GHz range. For the hr case, we also
compare the modeled Gcc curve to that given by the numerical simulations and can note the
very good agreement.
3.6 Impedance measurements
In order to further validate our RC model of the PIN photodiodes, on-wafer S parameter
measurements were performed. 6 lateral thin-film ungated PIN photodiodes were designed
on ST 0.13 μm PD SOI technology with different device parameters (intrinsic length Li, N
+
and P+ diffusion lengths Lpn, and number of finger m) and with coplanar accesses in order
to be able to characterize these devices in a wide range of frequencies. Parameters and a
photograph of the realized diodes are shown in Fig. 13.
Most of the diodes were realized using the conservative value of Lpn=1.36μm used in the
last design rules we receive from ST for lateral photodiodes. One diode was realized
using the value of Lpn=0.34μm which is the value for the source and drain extension of
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Fig. 13. Photograph and parameters of the PIN photodiodes realized in ST 0.13 μm PD SOI
technology.
the MOS transistor in this technology. This last diode wasn’t working, certainly because of
mask misalignments (a gateless device with N+ and P+ contacts is more subject to mask
misalignments than a MOS transistor).
AC-capacitances given by numerical simulations (using the parameters Lpn = 1.36μm) and
by our model (only readjusting the value of Lpn, but leaving unchanged the fringing field
coefficients obtained for Lpn = 0.34μm) were in good agreement and no further fitting was
necessary. We then compared model and measurements. These measurements were obtained
after a calibration to remove the impedance effect of the RF probes and cables used to connect
the device to the spectrum analyzer. An open substraction was also performed to remove
the impedance of the access pad. This was mainly a capacitive impedance (capacitance of
about 90fF). It was relatively negligible compared to the diode impedance, except for that
with an intrinsic length of 100μm. A metal path of about 50μm long, which wasn’t removed
by de-embedding, remains between the device anode and cathode and their related access
pad.
The measurements were done in the 40MHz-40GHz band under illumination or not. For each
of these measurements, the DC voltage of the anode was connected to the ground while the
DC-voltage of the cathode was successively fixed to 0, 1V and 3V with a bias-T.
In this range of frequency, we observed as expected the transition in the capacitive behavior of
Ccc between its mid-range value (dominated by the depletion plateau of Ccb) to the high range
value (dominated by Cca and where Ccb is low because the substrate behave like a dielectric)
(fig. 14.a). The mid-frequency range plateau value is expected to be influenced by bias,
illumination and buried oxide trapped charges since the value of the depletion capacitance
which is dominant in this range is strongly dependent on these parameters. This was observed
in the measurements as can be seen in fig. 14.b. The high frequency range value is quite
unaffected by these parameters as expected since the whole substrate now behaves like a
dielectric.
The transition frequency between mid and high range value depends on the substrate doping:
The higher the substrate doping, the higher this frequency. From our measurements, we
deduce that the substrate doping should be of the order of 1.1014 cm−3. This value is,
however, higher than the real physical doping of the hr-substrate. This typical effect with SOI
hr-substrate (Lederer& Raskin, 2006) is explained by surface conduction in the low resistive
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Fig. 14. Thin-film SOI diodes (Li = 10μm, Ltot and W of about 250μm and LPN = 1.36μm. ST
0.13 μm PD SOI technology ).
inversion layer that appears just underneath the BOX and the presence of coplanar accesses for
the measurements. The impedance of the cathode to the substrate backgate electrode is now in
parallel with the impedance of the cathode to the ground plane of the coplanar access via this
top substrate inversion layer. It is the latter which dominates the high frequency transition
and presents the same kind of RC transition behavior but at a higher frequency because of the
lower resistivity of this inversion Si layer.
Finally, a resonance effect appears around the 10GHz range. The imaginary part of Ycc first
increases and presents a positive peak, then decreases and presents a negative peak. This
is attributed to the self inductance of the metal path between the pads and the electrodes.
Indeed by simply adding an inductor of 0.25nH in series with the cathode of the diode, which
is a good approximation of having an inductor of 0.125nH in series with the cathode and with
the anode if the resonance effect appears in a frequency range where Ccb and Cab < Cca, our
model predicts a very similar behavior (see curves labelled model+L on fig. 14 to fig. 15).
The amplitude of the peak and the frequency at which it happens depend on the capacitor
value. It varies, therefore, with Li and with the inductance value. The higher their LC product,
the lower the frequency at which it happens. For usual 50x50μm 2 diodes and shorter metal
lines of monolithically integrated diodes and circuits, this effect should not appear. It however
have to be kept in mind during the layout phase of the circuits (avoid too long connection
lines) and may be checked again and incorporated by simulation after the layout phase.
This resonance effect could also be useful, if well controlled, to increase the bandwidth of
the system (Gray& Meyer, 1984) as it is done to increase the bandwidth of transimpedance
amplifiers (Maxim, 2004).
4. Conclusions
Speed performances of thin-film SOI PIN photodetectors have been investigated in terms
of transit time and RC frequency. Our original models, fully validated by 2D numerical
simulations and measurements, enable to deeply understand the underlying physical
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Fig. 15. Comparison of measured and modeled capacitance vs. frequency of thin-film SOI
diodes (Li = 1μm, Ltot and W of about 250μm and LPN = 1.36μm. ST 0.13 μm PD SOI
technology ).
phenomena and predict and optimize their speed performances for the target applications.
Concerning the transit time frequency, our modeling allows one to simply and accurately
select the intrinsic length required for a given bandwidth. We showed that as long as the
entire I region is laterally depleted, the transit time limit is due to fast drift and the related
-3dB frequency, ftr, decreases as L
2
i . If Li becomes greater than Ld, carriers transit is dominated
by a slower diffusionmechanism and the related -3dB frequency decreases faster with Li. The
effectiveness of BOX insulation from the slow substrate photogenerated current and resulting
problem of bandwidth degradation due to partial isolation of the BOX in near IR wavelength
have been discussed for the first time and solutions have been presented.
Concerning themodeling of the diode impedance, our physical RCmodel can be implemented
in a circuit simulator and allows the co-design and optimization of the photodiode and the
readout circuit as a function of design parameters such as the intrinsic length of the diode,
Li. At low frequency, the total cathode capacitor, Ccc, is dominated by the cathode to substrate
capacitor, Ccs which is aMOS capacitor (Raskin, 1997). At higher frequency, Ccs reduces below
the value of Cd as carriers in the Si substrate cannot follow the ac-signal and the substrate
behaves like a dielectric. Ccc then also reduces but cannot reach the ideal lowest value of Cd,
as at higher frequency the coupling through the substrate (Y3) between anode and cathode
is increased and then Cca increases. Above about 100MHz, Ccc of SOI PIN diodes remains,
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2, typical load resistor of 1kΩ.
however, very low compared to the equivalent capacitor of integrated bulk diodes so that, for
identical speed performances, we can increase the load resistor and then increase the overall
system sensitivity in SOI compared to bulk.
Consequently, the total -3dB frequency combining ftr and fRC shows an optimum vs. Li
(fig. 16) which in thin SOI diodes can reach a few tens of GHz, while the fastest integrated bulk
diodes are typically limited to a few GHz only (Zimmermann, 2000). A SOI diode with Li of
6μm already fulfills the 250MHz bandwidth requirement for actual Blue DVD specifications
under 1V operation, while a 2μm device is suitable for the 10Gb/s Ethernet standard.
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